Consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent CLOCK and RESET inputs. The logic level at the DATA input is transferred into the first stage and shifted on each positive-going clock transition. A high level on RESET clears all stages.
For register expansion, connect Q4 of one register to the DATA input of the next.