Three independent three-input NAND gates. Output is low only when all corresponding inputs are high.